Draw a Transmission Gate-based D-Latch?
Submitted by: AdministratorThe Transmission-Gate's input is connected to the D_LATCH data input (D), the control input to the Transmission-Gate is connected to the D_LATCH enable input (EN) and the Transmission-Gate output is the D_LATCH output (Q)
Submitted by: Administrator
Submitted by: Administrator
Read Online Hardware Design Job Interview Questions And Answers
Top Hardware Design Questions
| ☺ | Draw a Transmission Gate-based D-Latch? |
| ☺ | Design a divide-by-3 sequential circuit with 50% duty circle. |
| ☺ | Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? |
| ☺ | How do you detect a sequence of "1101" arriving serially from a signal line? |
| ☺ | Give the truth table for a Half Adder. Give a gate level implementation of the same. |
Top PC Hardware Categories
| ☺ | Motherboard Interview Questions. |
| ☺ | Basic Computer Interview Questions. |
| ☺ | Embedded Systems Interview Questions. |
| ☺ | A + (Plus) Hardware Interview Questions. |
| ☺ | Computer Architecture Interview Questions. |
