How to design a divide-by-3 sequential circuit with 50% duty circle?
Submitted by: Administratortake a counter with 3 f/f's that is to say with 6 states(2*3) now double the i/p clock frequency to the counter the o/p of the 3rd f/f is divide by 6 of the i/p with 50% duty cycle so effectively u got divide by 3 freq with 50% duty cycle.
Submitted by:
Submitted by:
Read Online Hardware Design Job Interview Questions And Answers
Top Hardware Design Questions
☺ | Draw a Transmission Gate-based D-Latch? |
☺ | Design a divide-by-3 sequential circuit with 50% duty circle. |
☺ | Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? |
☺ | How do you detect a sequence of "1101" arriving serially from a signal line? |
☺ | Give the truth table for a Half Adder. Give a gate level implementation of the same. |
Top PC Hardware Categories
☺ | Motherboard Interview Questions. |
☺ | Basic Computer Interview Questions. |
☺ | Embedded Systems Interview Questions. |
☺ | A + (Plus) Hardware Interview Questions. |
☺ | Computer Architecture Interview Questions. |