

# Hardware Design Job Interview Questions And Answers



**Interview Questions Answers**

**<https://interviewquestionsanswers.org/>**

## About Interview Questions Answers

**Interview Questions Answers . ORG** is an interview preparation guide of thousands of Job Interview Questions And Answers, Job Interviews are always stressful even for job seekers who have gone on countless interviews. The best way to reduce the stress is to be prepared for your job interview. Take the time to review the standard interview questions you will most likely be asked. These interview questions and answers on Hardware Design will help you strengthen your technical skills, prepare for the interviews and quickly revise the concepts.

If you find any **question or answer** is incorrect or incomplete then you can **submit your question or answer** directly with out any registration or login at our website. You just need to visit [Hardware Design Interview Questions And Answers](#) to add your answer click on the *Submit Your Answer* links on the website; with each question to post your answer, if you want to ask any question then you will have a link *Submit Your Question*; that's will add your question in Hardware Design category. To ensure quality, each submission is checked by our team, before it becomes live. This [Hardware Design Interview preparation PDF](#) was generated at **Wednesday 29th November, 2023**

You can follow us on FaceBook for latest Jobs, Updates and other interviews material.  
[www.facebook.com/InterviewQuestionsAnswers.Org](http://www.facebook.com/InterviewQuestionsAnswers.Org)

Follow us on Twitter for latest Jobs and interview preparation guides.  
<https://twitter.com/InterviewQA>

If you need any further assistance or have queries regarding this document or its material or any of other inquiry, please do not hesitate to contact us.

Best Of Luck.

**Interview Questions Answers.ORG Team**  
<https://InterviewQuestionsAnswers.ORG/Support@InterviewQuestionsAnswers.ORG>



## Hardware Design Interview Questions And Answers Guide.

### Question - 1:

Explain what is Transmission Gate-based D-Latch?

#### Ans:

The Transmission-Gate input is connected to the D\_LATCH data input (D), the control input to the Transmission-Gate is connected to the D\_LATCH enable input (EN) and the Transmission-Gate output is the D\_LATCH output (Q).

[View All Answers](#)

### Question - 2:

How to detect sequence of "1101" arriving serially from signal line?

#### Ans:

Sequence detector : A sequence detector gives an output of 1 on detecting the given sequence else the output is zero.

Ex : if the given sequence to be detected is 111

and input stream is 1 1 0 1 1 1 0 0 1 0 1 1 1 1 1

the output should be 0 0 0 0 0 1 0 0 0 0 0 1 1 1.

Soln:

One of the different possible ways to detect a sequence is using a Mealy type FSM.

Using the following table the State machine can be designed.

[View All Answers](#)

### Question - 3:

Which are the two ways of converting a two input NAND gate to an inverter?

#### Ans:

Short the two inputs of the nand gate and give the same input to the common wire, the nand gate works as an inverter.

One way is shorting the two inputs of the NAND gate and passing the input.

truth table:

A B output

1 1 0

0 0 1

The second way is passing the input to only one input(say A) of the NAND gate. Since the other input(say B) is floating, it is always logic one.

truth table:

A B output

1 1 0

0 1 1

[View All Answers](#)

### Question - 4:

How to design a divide-by-3 sequential circuit with 50% duty cycle?

#### Ans:

take a counter with 3 f/f's that is to say with 6 states( $2^3$ ) now double the i/p clock frequency to the counter the o/p of the 3rd f/f is divide by 6 of the i/p with 50% duty cycle so effectively u got divide by 3 freq with 50% duty cycle.

[View All Answers](#)

### Question - 5:

Hardware Design interview questions part 5:

#### Ans:

41. What is equivalence checking?

42. What is the Moores law?

43. What is the difference between simulation and emulation?

44. What is the use of RTL?



45. State the differences between VHDL and Verilog?
46. What do you understand by synthesis?
47. Explain the bottom-up design process.
48. What are synchronous circuits?
49. How can distorted signals be identified with the use of SNR?
50. What are the various practices for improving SNR?

[View All Answers](#)

### Question - 6:

Hardware Design interview questions part 4:

#### Ans:

31. What are data flow diagrams?
32. What are compilers?
33. Explain the functioning of compilers.
34. What are microcontrollers?
35. Explain the functioning of microcontrollers.
36. What is assembly language?
37. What do you understand by interrupt latency?
38. Explain RTOS.
39. How does a binary counter works?
40. What are the numbers of bit combinations in a byte?

[View All Answers](#)

### Question - 7:

Hardware Design interview questions part 3:

#### Ans:

21. Give the truth table of a half-adder?
22. What are transmission gates?
23. What do you understand by DFT?
24. What are fault models?
25. Explain scan technologies
26. Explain BST?
27. What are the differences between BST and BIST?
28. State the differences between LFSR and MISR?
29. What is IDDQ?
30. What do you understand by the term recovery design?

[View All Answers](#)

### Question - 8:

Hardware Design interview questions part 2:

#### Ans:

11. What is the dissipation factor? How is it calculated?
12. Explain tolerance?
13. What is a potentiometer used for?
14. What are the various hardware design tools available?
15. What is a HDL?
16. How can a two input NAND gate be converted into an inverter?
17. Define set up time & hold time constraints?
18. Draw a circuit to divide the clock frequency by half.
19. Design a divide-by-3 sequential circuit with 50% duty circle.
20. What are adder circuits explain?

[View All Answers](#)

### Question - 9:

Hardware Design interview questions part 1:

#### Ans:

1. What are the various hardware design techniques?
2. What are passive components?
3. What are the various board design issues?
4. What are analog power supply systems?
5. What do you understand by overvoltage protection?
6. What is thermal management?
7. What is a breadboard?
8. What is the purpose of prototyping?
9. Explain the term dielectric absorption?
10. What do you understand by capacitor parasitic?

[View All Answers](#)

### Question - 10:

What are the different Adder circuits you studied?

#### Ans:



Adders are generally of five types:

1) Ripple Carry Adder:

The Ripple carry adder(RCA) consists of a building block named Half Adder(HA) which is cascaded to form a Full Adder(FA). These building blocks HAs and FAs are also the building blocks of all types of adders. The n full adders are cascaded to form n bit RCA.

The full adder has three input pins(input Ai,input Bi,carryin Ci) and two output pins(Sum and Ci+1).Its equations are:

$$\text{Sum} = A_i \oplus B_i \oplus C_i$$

$$C_{i+1} = A_i B_i + B_i C_i + A_i C_i$$

2)Carry Lookahead Adder:

The Carry Lookahead Adder(CLA) reduces the delay as that in RCA. Let  $G_i = A_i B_i$ , and  $P_i = A_i \oplus B_i$ , then  $C_{i+1} = G_i + P_i C_i$ .

The expressions for Sum and  $C_{i+1}$  is then defined completely in terms of input pins rather wait for input carry to appear.

3)Carry Select Adder:

The carry select adder uses duplicate modules for each combination of input carry(i.e. 1 and 0).The multiplexers then select the appropriate sum and carry output according to the carry output of the preceding stages.

[View All Answers](#)

### Question - 11:

What are setup time & hold time constraints? What do they signify? Which one is critical for estimating maximum clock frequency of a circuit?

**Ans:**

Suppose your flip-flop is positive edge triggered. time for which data should be stable prior to positive edge clock is called setup time constraint . Time for which data should be stable after the positive edge of clock is called as hold time constraint.

if any of these constraints are violated then flip-flop will enter in meta stable state, in which we cannot determine the output of flip-flop.

there are two equation:

$$1. T_{cq} + T_{comb} > T_{skew} + T_{hold}$$

$$2. T_{cq} + T_{comb} < T_{skew} + T - T_{setup}$$

$T_{cq}$  is time delay when data enters the flip-flop and data comes at output of flip flop.

$T_{comb}$  is the logic delay between two flip flop.

$T_{skew}$  is the delay of clock to flip flop: suppose there are two flip flop ,if clock reaches first to source flip flop and then after some delay to destination flip flop ,it is positive skew and if vice versa then negative skew.

so if you take 2 eq you will see that setup time is the determining factor of clock's time period.

[View All Answers](#)

### Question - 12:

Give a circuit to divide frequency of clock cycle by two?

**Ans:**

You can divide the frequency of a clock by just implementing T Flip flop.

Give clock as clock input and tie the T input to logic 1.

[View All Answers](#)

### Question - 13:

How do you detect if two 8-bit signals are same?

**Ans:**

XOR each bits of A with B (for eg  $A[0] \oplus B[0]$ ) and

so on. the o/p of 8 xor gates are then given as i/p to

an 8-i/p nor gate. if o/p is 1 then  $A=B$ .

[View All Answers](#)

### Question - 14:

Give two ways of converting a two input NAND gate to an inverter.

**Ans:**

One way is shorting the two inputs of the NAND gate and passing the input.

truth table:

A B output

1 1 0

0 0 1

The second way is passing the input to only one input(say A) of the NAND gate.Since the other input(say B) is floating, it is always logic one.

truth table:

A B output

1 1 0

0 1 1

[View All Answers](#)

### Question - 15:

Design a divide-by-3 sequential circuit with 50% duty circle.

**Ans:**



Take a smiths counter with 3 f/f's  
that is to say with 6 states( $2^3$ )  
now double the i/p clock frequency to the counter  
the o/p of the 3rd f/f is divide by 6 of the i/p with 50% duty cycle  
so effectively u got divide by 3 freq with 50% duty cycle

[View All Answers](#)

### Question - 16:

Give the truth table for a Half Adder. Give a gate level implementation of the same.

**Ans:**

TRUTH TABLE FOR HALF ADDER:

A B SUM CARRY

0 0 0 0

0 1 1 0

1 0 1 0

1 1 0 1

IMPLEMENTATION:

For SUM, The two inputs A and B are given to XOR gate.

For Carry, The two inputs A and B are given to AND gate.

[View All Answers](#)

### Question - 17:

How do you detect a sequence of "1101" arriving serially from a signal line?

**Ans:**

Sequence detector : A sequence detector gives an output of 1 on detecting the given sequence else the output is zero.

Ex : if the given sequence to be detected is 111

and input stream is 1 1 0 1 1 1 0 0 1 0 1 1 1 1 1

the output should be 0 0 0 0 0 1 0 0 0 0 0 0 1 1 1.

Soln:

One of the different possible ways to detect a sequence is using a Mealy type FSM.

Using the following table the State machine can be designed.

since the number of bits in the sequence 1101 is 4 we have 4 states

PS | Seq detected by the state | NS/output |

||-----|

|| X=0 | X=1 |

-----

S1 | - | S1/0 | S2/0 |

-----

S2 | 1 | S1/0 | S3/0 |

-----

S3 | 11 | S4/0 | S3/0 |

-----

S4 | 110 | S1/0 | S2/1 |

-----

when in state S4 (PS), and input(X) from the sequence is 1, the sequence "1101" has been detected once and (to find the next state select the longest "seq identified by a state" column that matches part of the sequence 1101--ie., 1 or 01 or 101 ....) the NS is S2 since the sequence detected by the state S2 is 1 (in 1101- 01 or 101 ,etc are not present in the seq identified by the state column .)

[View All Answers](#)

### Question - 18:

Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal?

**Ans:**

Use the concept of register-retiming.

divide the total combinational delay in two segments such that individually the delay is less the clock period.

this can be done by inserting a flip-flop in the combinational path.

e.g,

clock period --- 5 ns

total combinational delay ---- 7

then divide the 7ns path in two path of 4 or 3 (best results are obtained if delays are same for both path i.e 3.5ns) by inserting a flip-flop in between.

[View All Answers](#)

### Question - 19:

Draw a Transmission Gate-based D-Latch?

**Ans:**

The Transmission-Gate's input is connected to the D\_LATCH data input (D), the control input to the Transmission-Gate is connected to the D\_LATCH enable input (EN) and the Transmission-Gate output is the D\_LATCH output (Q)

[View All Answers](#)

# Computer Hardware Most Popular & Related Interview Guides

- 1 : [Motherboard Interview Questions and Answers.](#)
- 2 : [Basic Computer Interview Questions and Answers.](#)
- 3 : [Embedded Systems Interview Questions and Answers.](#)
- 4 : [A + \(Plus\) Hardware Interview Questions and Answers.](#)
- 5 : [Computer Architecture Interview Questions and Answers.](#)
- 6 : [BIOS Interview Questions and Answers.](#)
- 7 : [Microprocessor Interview Questions and Answers.](#)
- 8 : [8086 Interview Questions and Answers.](#)
- 9 : [RAM Interview Questions and Answers.](#)
- 10 : [Electronics Interview Questions and Answers.](#)

Follow us on FaceBook

[www.facebook.com/InterviewQuestionsAnswers.Org](http://www.facebook.com/InterviewQuestionsAnswers.Org)

Follow us on Twitter

<https://twitter.com/InterviewQA>

For any inquiry please do not hesitate to contact us.

Interview Questions Answers.ORG Team

[https://InterviewQuestionsAnswers.ORG/  
support@InterviewQuestionsAnswers.ORG](https://InterviewQuestionsAnswers.ORG/support@InterviewQuestionsAnswers.ORG)