You are not logged in.

#1 2015-08-15 05:31:53

hasnain
Administrator
From: Chichawatni
Registered: 2014-10-13
Posts: 8,355
Website

Fetch And Decode:

Programming Languages Quizzes Computer Architecture Organization

Question:
3 clock cycles are required for register to/from memory transfer. 1 clock cycle is required for Add with both operands in register and 2 clock cycles per word are required for instruction fetch and decode. What are the total number of clock cycles required to execute the program?

Option A):
30
Option B):
35
Option C):
28
Option D):
24

Correct Answer is Option D):
24


Failure is the first step towards seccess.

2015-08-15 05:31:53

Advertisement
Ads By Google

Re: Fetch And Decode:



\n

Board footer