Interview Questions Answers.ORG
Interviewer And Interviewee Guide
Interviews
Quizzes
Home
Quizzes
Interviews PC Hardware Interviews:80858086A + (Plus) HardwareA+ and Basic PCBasic ComputerBIOSCD-ROM DriveComputer ArchitectureComputer Architecture And DesignCPU (Central Processing Unit)ECDLElectronicsEmbedded SystemsFloppy DiskHard Disk (HD)Hardware and Software DesignHardware DesignIntel MicroprocessorLaptop Hardware RepairerMicroprocessorMotherboardRAMx86Zip Drive
Copyright © 2018. All Rights Reserved
Computer Architecture Interview Question:
Explain What are the five stages in a DLX pipeline?
Submitted by: AdministratorThe instruction sets can be differentiated by
* Operand storage in the CPU
* Number of explicit operands per instruction
* Operand location
* Operations
* Type and size of operands
Submitted by Sowjanya Rao (Sowjanya_Rao@Dell.com)
IF: Instruction Fetch ( from memory) ID: Instruction decode and register read EX: Execution of the operation or address calculation MEM: Data memory access ( i.e accessing the operand) WB: Write Back ( the result)
Submitted by: Administrator
* Operand storage in the CPU
* Number of explicit operands per instruction
* Operand location
* Operations
* Type and size of operands
Submitted by Sowjanya Rao (Sowjanya_Rao@Dell.com)
IF: Instruction Fetch ( from memory) ID: Instruction decode and register read EX: Execution of the operation or address calculation MEM: Data memory access ( i.e accessing the operand) WB: Write Back ( the result)
Submitted by: Administrator
Copyright 2007-2024 by Interview Questions Answers .ORG All Rights Reserved.
https://InterviewQuestionsAnswers.ORG.
https://InterviewQuestionsAnswers.ORG.