What are set up time & hold time constraints What do they signify Which one is critical for estimating maximum clock frequency of a circuit?
Submitted by: AdministratorSet up time constraint signifies how late the input signal
can arrive before the active edge of the flip-flop. Smaller
the set up time, the better.
Hold time on the other hand signifies how long the value at
the input needs to be held stable after the the active edge.
Again the smaller the hold time, the better.
For estimating maximum clock frequency, set up time is critical.
Submitted by: Administrator
can arrive before the active edge of the flip-flop. Smaller
the set up time, the better.
Hold time on the other hand signifies how long the value at
the input needs to be held stable after the the active edge.
Again the smaller the hold time, the better.
For estimating maximum clock frequency, set up time is critical.
Submitted by: Administrator
Read Online 86 Family Job Interview Questions And Answers
Top 86 Family Questions
☺ | Design a Transmission Gate based XOR. Now, how do you convert it to XNOR? |
☺ | What is ALE? Explain the functions of ALE in 8085? |
☺ | Explain Transmission Gate-based D-Latch? |
☺ | Explain RC circuit?s charging and discharging? |
☺ | Give truth table for a Half Adder, Give a gate level implementation of the same? |
Top Computer Embedded Systems Categories
☺ | DSP Interview Questions. |
☺ | Embedded System Interview Questions. |
☺ | Very-large-scale integration (VLSI) Interview Questions. |
☺ | 86 Family Interview Questions. |