Explain the difference between write through and write back cache?
Submitted by: AdministratorWrite Through. After writing in cache memory, main memory is
updated too inmediatly to mantain reliability
Write Back After writing in cache memory a flag bit called
dirty bit is set. When this value need to be replaced that
bit is check, if it is set then the value is taken to main
memory
Submitted by: Administrator
updated too inmediatly to mantain reliability
Write Back After writing in cache memory a flag bit called
dirty bit is set. When this value need to be replaced that
bit is check, if it is set then the value is taken to main
memory
Submitted by: Administrator
Read Online Very-large-scale integration (VLSI) Job Interview Questions And Answers
Top Very-large-scale integration (VLSI) Questions
| ☺ | What are the main issues associated with multiprocessor caches and how might you solve them? |
| ☺ | Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads? |
| ☺ | What is VHDL and/or Verilog? |
| ☺ | In what cases do you need to double clock a signal before presenting it to a synchronous state machine? |
Top Computer Embedded Systems Categories
| ☺ | DSP Interview Questions. |
| ☺ | Embedded System Interview Questions. |
| ☺ | Very-large-scale integration (VLSI) Interview Questions. |
| ☺ | 86 Family Interview Questions. |
