Explain What are five stages in a DLX pipeline?
Submitted by: AdministratorThe instruction sets can be differentiated by
* Operand storage in the CPU
* Number of explicit operands per instruction
* Operand location
* Operations
* Type and size of operands
Submitted by: Administrator
* Operand storage in the CPU
* Number of explicit operands per instruction
* Operand location
* Operations
* Type and size of operands
Submitted by: Administrator
Read Online Computer Architecture And Design Job Interview Questions And Answers
Top Computer Architecture And Design Questions
| ☺ | Explain MESI? |
| ☺ | Explain a Snooping cache? |
| ☺ | Explain The CPU is busy but you want to stop and do some other task. How do you do it? |
| ☺ | Instead of just 5-8 pipe stages why not have, say, a pipeline with 50 pipe stages? |
| ☺ | How do we handle precise exceptions or interrupts? |
Top PC Hardware Categories
| ☺ | Motherboard Interview Questions. |
| ☺ | Basic Computer Interview Questions. |
| ☺ | Embedded Systems Interview Questions. |
| ☺ | A + (Plus) Hardware Interview Questions. |
| ☺ | Computer Architecture Interview Questions. |
