Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal?
Submitted by: AdministratorUse the concept of register-retiming.
divide the total combinatorial delay in two segments such that individually the delay is less the clock period.
this can be done by inserting a flip-flop in the combinational path.
e.g,
clock period --- 5 ns
total cominational delay ---- 7
then divide the 7ns path in two path of 4 or 3 (best results are obtained if delays are same for both path i.e 3.5ns) by inserting a flip-flop in between.
Submitted by: Administrator
divide the total combinatorial delay in two segments such that individually the delay is less the clock period.
this can be done by inserting a flip-flop in the combinational path.
e.g,
clock period --- 5 ns
total cominational delay ---- 7
then divide the 7ns path in two path of 4 or 3 (best results are obtained if delays are same for both path i.e 3.5ns) by inserting a flip-flop in between.
Submitted by: Administrator
Read Online Hardware Design Job Interview Questions And Answers
Top Hardware Design Questions
| ☺ | Draw a Transmission Gate-based D-Latch? |
| ☺ | Design a divide-by-3 sequential circuit with 50% duty circle. |
| ☺ | Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? |
| ☺ | How do you detect a sequence of "1101" arriving serially from a signal line? |
| ☺ | Give the truth table for a Half Adder. Give a gate level implementation of the same. |
Top PC Hardware Categories
| ☺ | Motherboard Interview Questions. |
| ☺ | Basic Computer Interview Questions. |
| ☺ | Embedded Systems Interview Questions. |
| ☺ | A + (Plus) Hardware Interview Questions. |
| ☺ | Computer Architecture Interview Questions. |
